

EL0540 7099

EL365901262

1            DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

2            As the below named inventor, I hereby declare that:

3            My residence, post office address and citizenship are as stated  
4            below next to my name.

5            I believe I am the original, first and joint inventor of the subject  
6            matter which is claimed and for which a patent is sought on the  
7            invention entitled: Gated Semiconductor Assemblies And Methods Of  
8            Forming Gated Semiconductor Assemblies, the specification of which is  
9            attached hereto.

10          I hereby state that I have reviewed and understand the contents  
11          of the above-identified specification, including the claims.

12          I acknowledge the duty to disclose information known to me to  
13          be material to patentability as defined in Title 37, Code of Federal  
14          Regulations §1.56.

15          **PRIOR FOREIGN APPLICATIONS:**

16          I hereby state that no applications for foreign patents or inventor's  
17          certificates have been filed prior to the date of execution of this  
18          declaration.

19          I hereby declare that all statements made herein of my own  
20          knowledge are true and that all statements made on information and  
21          belief are believed to be true; and further that these statements were  
22          made with the knowledge that willful false statements and the like so  
23          made are punishable by fine or imprisonment, or both, under  
24          Section 1001 of Title 18 of the United States Code and that such willful

false statement may jeopardize the validity of the application or any patent issued therefrom.

\* \* \* \* \*

Full name of inventor: Mark A. Helm

Inventor's Signature: Nick A. Helm

Date: 3/26/98

Citizenship: U.S.A

Post Office Address: 5231 N. Lakemont Lane, Boise, ID 83703

\* \* \* \* \*

Full name of inventor: **Mark Fischer**

Inventor's Signature: Marc Fisher

Date: 3/26/98

Boise, Idaho

Citizenship: U.S.A

Printed On: 05/05/2011 Page: 11485 User: [REDACTED]

Full name of inventor

John T. Moore

Inventor's Signature:

*100* *100* *100*

Date: 3/24/48

1

Residence:

Boise, Idaho

## Citizenship:


U.S.A.

Post Office Address:

12530 W. Lexus Ct., Boise, ID 83713

\* \* \* \* \*

1 Full name of inventor: Scott Jeffrey DeBoer

2 Inventor's Signature: 

3 Date: 3/24/98

4 Residence: Boise, Idaho

5 Citizenship: USA

6 Post Office Address: 259 E. Twin Willow, Boise, ID

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... Unknown  
 Filing Date ..... Unknown  
 Inventor ..... Mark A. Helm, et al  
 Assignee ..... Micron Technology, Inc.  
 Group Art Unit ..... Unknown  
 Examiner ..... Unknown  
 Attorney's Docket No. ..... MI22-845  
 Title: Gated Semiconductor Assemblies And Methods of Forming Gated  
 Semiconductor Assemblies

POWER OF ATTORNEY BY ASSIGNEE AND  
CERTIFICATE BY ASSIGNEE UNDER 37 CFR §3.73(b)

To: Assistant Commissioner for Patents  
 Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., the Assignee of the entire right, title and interest in the above-identified patent application by assignment attached hereto, hereby appoints the attorneys and agents of the firm of WELLS, ST. JOHN, ROBERTS, GREGORY & MATKIN P.S., listed as follows:

Richard J. St. John	Reg. No. 19,363
David P. Roberts	Reg. No. 23,032
Randy A. Gregory	Reg. No. 30,386
Mark S. Matkin	Reg. No. 32,268
James L. Price	Reg. No. 27,376
Deepak Malhotra	Reg. No. 33,560
Mark W. Hendrickson	Reg. No. 32,356
David G. Latwesen	Reg. No. 38,533
George G. Grigel	Reg. No. 31,166
Keith D. Grzelak	Reg. No. 37,144
John S. Reid	Reg. No. 36,369
Lance R. Sadler	Reg. No. 38,605
James D. Shaurette	Reg. No. 39,833

and also attorneys Michael L. Lynch (Reg. No. 30,871) and Lia Pappas Dennison (Reg. No. 34,095) of Micron Technology, Inc., as its attorneys

with full power of substitution to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

The Assignee certifies that the above-identified Assignment has been reviewed and to the best of Assignee's knowledge and belief, title is in the Assignee.

Please direct all correspondence regarding this application to:

Wells, St. John, Roberts, Gregory & Matkin P.S.  
Attn: David G. Latwesen, Ph.D.  
601 W. First Avenue, Suite 1300  
Spokane, WA 99201-3817

Telephone: (509) 624-4276  
Facsimile: (509) 838-3424

MICRON TECHNOLOGY, INC.

Dated: Nov 31, 1998

By: 

Name: Michael L. Lynch

Title: Chief Patent Counsel